PTO/SB/21 (12/97)
Approved for use through 9/30/2000. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

5-4-04

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITT	ΊΔΙ	Application Number		09/851,504	
		Filing Date		May-08, 2001	1
FORM to be used for all the respondence after	er initial filing)	First Named Invento	or	Theodore Vaida	1
APR 2 6 0	, <b>g</b> ,	Group Art Unit		2131	
700		Examiner Name			]
Total The of the submissi	on 4	Attorney Docket Num	ber	LSIL-01-036 / 01-036	]
	ENC	CLOSURES (check all th	hat ap	ply)	]
Fee Transmittal Form )	Assignment	Papers		After Allowance Communication to Group	
Fee Attached	Drawing(s)			Appeal Communication to Board of Appeals and	
Amendment/Response	Licensing-re	elated Paper	,	Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)	
After Final		iting Slip (PTO/SB/69) panying Petition		Proprietary Information	
Affidavits(s)/declaration(s	To Convert a Provisional A			Status Letter	
Extension of time reques		torney, Change of ence Address	X	Additional Enclosure(s) (please identify below):	
Express Abandonment Reques	Terminal Di	sclaimer		Return address postcard for PTO mailroom to date	-
Information Disclosure Statemen	Small Entity	Statement		stamp.	
Certified Copy of Priority Document(s)	Request for	Refund			4
Response to Missing Parts/ Incomplete Application	Remarks	15 ref	ere	ences	
Response to Missing		,		R	CEIVED
Parts under 37 CFR 1.52 or 1.53				1 8	PR 2 8 2004
SIGNATU	IRE OF APPLI	CANT, ATTORNEY, O	)R A	GENT	
Individual Name Lec Peters,	Reg. No. 3	3,562, Phone: [ <del>1</del>	<b>-1</b> ] ه	<b>408-433-7191</b> Tec	hnology Center 2100
Signature	· · · · · · · · · · · · · · · · · · ·	, ,			
Date		4/21/04			]
	CERTIFIC	ATE OF MAILING			
I hereby certify that this correspondence is being Assistant Commissioner for Patents, Washington	deposited with the on, D,C. 20231 on the	United States Postal Service nis date: 4/	e es fir	st dass mail in an envelope to:	
Typed or printed name Connie Del	Castillo, Ph	none: [+1] 408-4		/ /	
Signature Connie	Mela	villa Da	ate 4	121/04	]

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

## IN THE UNITED SATES PATENT AND TRADEMARK OFFICE

In re Application of:

Theodore Vaida et. al.

Serial No.:

09/851,504

Filed:

May 08, 2001



Field Programmable Network Application Specific Integrated Circuit And A Method Of Operation Thereof § § § & Group Art Unit :

2131

**Examiner:** 

Atty Docket:

LSIL-01-036 / 01-

036

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450, on the date below:

Connie Del Castillo

Date Date

Signature

#### **INFORMATION DISCLOSURE STATEMENT**

§

§

§

RECEIVED

APR 2 8 2004

Technology Center 2100

Dear Sir:

P. O. Box 1450

Commissioner for Patents

Alexandria, VA 22313-1450

The references listed in the attached form, copies of which are attached, may be material to examination of above-identified application. Applicants submit these references in compliance with their duty of disclosure pursuant to 37 CFR 1.56 and 1.97.

It is requested that the information disclosed herein be made of record in the application.

This Information Disclosure Statement is not to be construed as a representation that a search has been made, that additional information material to the examination of this application does not exist, or that these references indeed constitute prior art.

If it is determined that any additional fees are due, the Commissioner is hereby authorized to charge such fees to Deposit Account 12-2252.

LSI Logic Corporation 1551 McCarthy Blvd., MS D-106 Milipitas, CA 95035

408-433-7475

Date: 4/21/04

Respectfully submitted,

Leo Peters

Reg. No. 33,562

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

of

2

Com	plete if Known
Application Number	09/851,504
Filing Date	May-08, 2001
First Named Inventor	Theodore Vaida
Group Art Unit	2131
Examiner Name	
Attorney Docket No.	LSIL-01-036 / 01-036



## RECEIVED

APR 2 8 2004

Technology Center 2100

•.		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials	Cite No.	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, caalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where	Т
		A C Compiler for a Processor with a Reconfigurable Functional Unit; Proceedings of the 37th ACM/IEEE Conference on Design Automation Conference, 2000 - Author(s) - YE et al.	
		Using General-Purpose Programming Languages for FPGA Design; DAC 2000 - Author(s) - Hutchings et al.	
		Reconfigurable Computing: Its Concept and a Practical Embodiment Using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI; ASP-DAC 2000 - Author(s) - Masakazu Yamashina	
· · · <del>-</del> ·		Reconfigurable Computing: What, Why and Implications for Design Automation; DAC 1999 - Author(s) - DeHorn et al.	
		An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications; DAC 1999 - Author(s) - Meenakshi Kaul	
		Dynamically Reconfigurable Architecture for Image Processor Applications; DAC 1999 - Author(s) - Alexandro Adario	
		A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms; FPGA 2000 - Author(s) - Lorenz Huelsbergen	
		A Reconfigurable Multi-Function Computing Cache Architecture; DCNL Conference 2000 - Author(s) - Kim et al.	
		Communicating Logic: An Alternative Embedded Stream Processing Paradigm; ASP-DAC 2000 - Author(s) - Imlig et al.	
		The Application of Genetic Algorithms to the design of Reconfigurable Reasoning VLSI Chips; FPGA 2000 - Author(s) - Moritoshi Yasunaga	
		A Benchmark Suite for Evaluating Configurable Computing Systems - Status, Reflections, and Future Directions; FPGA 2000 - Author(s) - Kumar et al.	
		A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Reconfiguration; Asia and South Pacific DAC 2000 - Author(s) - Kazuhito Ito	
		An Architecture-Driven Metric for Simultaneous Placement and Global Routing for FPGA's; DAC 2000 - Author(s) - Chang et al.	

Examiner	Date	
signature	considered	



Sheet



Approved for use throu Patent and Trademark Office: U.S. DE

PTO/SB/08A (10-96) 31/99. OMB 0651-0031 MENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

### **INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

Complete if Known					
Application Number	09/851,504				
Filing Date	May-08, 2001				
First Named Inventor	Theodore Vaida				
Group Art Unit	2131				
Examiner Name	· *** • *****				
Attorney Docket No.	LSIL-01-036 / 01-036				

•						•		
				Sys: Case Study Author(s) - Sing		rable Computing	g System Tai	geting Multimedia Applications; DAC
	0	The same	LSI Log EE Tim	gic ASICs To Ades; July 29, 199	dd Programmabl 9; 2 pages - Autl	e-Logic Cores; l nor(s) - MATSU	nttp://www.e	etimes.com/story/OEG19990729S0001;
ALE	APR 26	2004	C11 3.:					
K	RADENS	EK CE						_

2

RECEIVED

APR 2 8 2004

Technology Center 2100

Examiner	Date	
signature	considered	